Abstract: This paper presents a design method of parallel processing application on multi channel low intermediate-frequency (LIF) digital receiver. It is based on the DSP sub array with a simple topology and operation timing to evaluate and determine the processing capability and then construct the parallel processing array for multi channel signals according to the restriction of operation timing. Using this method the design of multi-channel digital receiver may be simplified. Finally, a design example is used to show how to apply this method.